Assignments for CIS 410/510 (Hardware Specification and Verification)

Due Oct 10, 1997: Verilog (Solution)

Due Oct 24, 1997: Lexical Analysis; Parsing

Due Nov 10, 1997: Synthesis

Due Nov 26, 1997: Temporal Logic (Solution)

---

Page visited times since November 18, 1996.

sabry@cs.uoregon.edu